triple-tube core barrel - перевод на русский
Diclib.com
Словарь онлайн

triple-tube core barrel - перевод на русский

MICROPROCESSOR WITH MORE THAN ONE CORE
Chip-level multiprocessing; Dual core chip; Dual core processor; Dual-core chip; Dual Core Processors; Dual core; Dual-core; Multicore; Quad core; Multicore CPU; Octo Core; Dual Core; User:Uberpenguin~enwiki/Multi-core (computing); Dual processors; Tri-core; Triple-core; Quadro-core; Quad-core; Dual-Core; Quad Core; Quad-core processor; Dualcore; Multicore processor; Many-core processing unit; Dual Core processor; Multi-core (computing); Multi core; Dual CPU; Quad-Core; Octo-Core; Octocore; Tri Core; Tri core; Multi-core; Dodeka-Core; Dodeka Core; Hexa Core; Hexa-core; Dual-core processor; Dual-core processors; Quad-core processors; Multi-core CPU; Triple-core processor; Triple-core processors; Multiple core processor; Multiple-core processor; Microprocessor core; Octa-core; Deca-core; Penta-core; Hepta-core; Dodeca-core; CPU core; Chip multiprocessor; Power Wall (microarchitecture)
  • Athlon X2 6400+]] dual-core processor
  • An ''embedded system'' on a plug-in card with processor, memory, power supply, and external interfaces
  • Diagram of a generic dual-core processor with CPU-local level-1 caches and a shared, on-die level-2 cache
  • An [[Intel]] [[Core 2 Duo]] E6750 dual-core processor

triple-tube core barrel      

нефтегазовая промышленность

тройная колонковая труба (с вкладной керноприёмной гильзой)

gun barrel         
  • [[Muzzle blast]] modulated by an A2-style [[flash suppressor]]
  • Closeup of barrel throat area. The chamber is to the left, and the muzzle is to the right. The freebore (cyan) and leade (dark grey) transition into rifled bore (pale grey), and the comparison between  freebore diameter vs. rifling groove and land diameter.
  • Illustration of the various sections of a typical rifle chamber. The back end is to the left, and the front is to the right. Body (purple), shoulder (pink) and neck (green).
  • Production steps in the cold-hammer forging process to produce the barrels for a double-barrelled shotgun
  • choke]]s
  • A female worker boring out the barrel of a [[Lee-Enfield rifle]] during [[WWI]]
  • A cartridge being chambered into a [[Springfield M1903]].
FIREARM COMPONENT WHICH GUIDES THE PROJECTILE DURING ACCELERATION
Muzzle (firearms); Gunbarrel; Rifle barrel; Firearm muzzle; Barrel (firearms); Barrel (firearm); Barrel (gun); Muzzle (firearm); Firearm barrel; Barrel (weapons)

['gʌnbærəl]

общая лексика

ружейный ствол

орудийный ствол

нефтегазовая промышленность

ствольный канал перфоратора

barrels of oil         
UNIT OF VOLUME WITH DIFFERENT VALUES
Mbbl; Bbl; Petrol barrel; Barrel per day; Barrel per calendar day; Barrel (unit of volume); MMbbl; Bbl/day; Barrel of oil; Barrels of oil; Bbl/d; Barrel of petrol; MMbbl/d; Millions of barrels per day; Gigabarrel; Oil barrel; Barrels per day equivalent; Barrels per day; Barrels per calendar day; Oil barrels; Bbls; B/d; BBL/D; Barrel (petroleum); Barrel (volume); BOPD; Blue barrel; Barrels per stream day

нефтегазовая промышленность

(число) баррелей нефти

Определение

B/D
Bank Draft, bar draft (grain trade)

Википедия

Multi-core processor

A multi-core processor is a microprocessor on a single integrated circuit with two or more separate processing units, called cores, each of which reads and executes program instructions. The instructions are ordinary CPU instructions (such as add, move data, and branch) but the single processor can run instructions on separate cores at the same time, increasing overall speed for programs that support multithreading or other parallel computing techniques. Manufacturers typically integrate the cores onto a single integrated circuit die (known as a chip multiprocessor or CMP) or onto multiple dies in a single chip package. The microprocessors currently used in almost all personal computers are multi-core.

A multi-core processor implements multiprocessing in a single physical package. Designers may couple cores in a multi-core device tightly or loosely. For example, cores may or may not share caches, and they may implement message passing or shared-memory inter-core communication methods. Common network topologies used to interconnect cores include bus, ring, two-dimensional mesh, and crossbar. Homogeneous multi-core systems include only identical cores; heterogeneous multi-core systems have cores that are not identical (e.g. big.LITTLE have heterogeneous cores that share the same instruction set, while AMD Accelerated Processing Units have cores that do not share the same instruction set). Just as with single-processor systems, cores in multi-core systems may implement architectures such as VLIW, superscalar, vector, or multithreading.

Multi-core processors are widely used across many application domains, including general-purpose, embedded, network, digital signal processing (DSP), and graphics (GPU). Core count goes up to even dozens, and for specialized chips over 10,000, and in supercomputers (i.e. clusters of chips) the count can go over 10 million (and in one case up to 20 million processing elements total in addition to host processors).

The improvement in performance gained by the use of a multi-core processor depends very much on the software algorithms used and their implementation. In particular, possible gains are limited by the fraction of the software that can run in parallel simultaneously on multiple cores; this effect is described by Amdahl's law. In the best case, so-called embarrassingly parallel problems may realize speedup factors near the number of cores, or even more if the problem is split up enough to fit within each core's cache(s), avoiding use of much slower main-system memory. Most applications, however, are not accelerated as much unless programmers invest effort in refactoring.

The parallelization of software is a significant ongoing topic of research. Cointegration of multiprocessor applications provides flexibility in network architecture design. Adaptability within parallel models is an additional feature of systems utilizing these protocols.